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Abstract
This chapter aims to provide students/engineers/scientists in the field of photovoltaics
with the basic information needed to understand the operating principles of screen‐
printed front junction n‐type silicon solar cells. The relevant device fabrication process‐
ing is described, from texturing, diffusion, passivation and antireflection coating, to screen‐
printed and fired‐through metallization as well as the technologies that are currently used
for most industrially produced solar cells. A brief description of the characterisation
approaches  is  given and discussed for  an  understanding and analysis  of  the  loss
mechanisms in a finished cell, including resistance loss, recombination loss, and optical
loss. The application of advanced cell concepts and the improved technologies for further
increasing cell efficiency, such as selectively doping structure and tunnel oxide passivated
contact, are addressed for screen‐printed front junction n‐type silicon solar cells.
Keywords: screen printed, front emitter, n‐type silicon solar cell, recombination, sur‐
face passivation
1. Introduction
Photovoltaics is the process of converting sunlight directly into electricity using solar cells. For
the past few decades, the main research tendency in solar cells has been to develop cells which
are both highly efficient and also cost‐effective. Because of the abundance and nontoxicity of
silicon, the fabrication simplicity, and the vast amount of accumulated knowledge in process‐
ing developed in the integrated circuit industry, silicon wafer‐based solar cells dominate the
very dynamic photovoltaic market. Silicon solar cells generate electricity via absorbing photons
and generating electron–hole pairs, which are separated by a pn‐junction and flow to electri‐
cal contacts and then into an external circuit. Due to its relative insensitivity to the degrada‐
tion caused by exposure to cosmic rays, p‐type (typically boron doped) silicon solar cells have
© 2016 The Author(s). Licensee InTech. This chapter is distributed under the terms of the Creative Commons
Attribution License (http://creativecommons.org/licenses/by/3.0), which permits unrestricted use, distribution,
and reproduction in any medium, provided the original work is properly cited.
dominated all industrial development for decades. Until the 1980s, the main application of
photovoltaics was to power space satellites [1]. For today's industrial mass production for
terrestrial  electricity generation,  a typical  state‐of‐the‐art  p‐type silicon solar cell  with an
homogeneous emitter and full aluminium back surface field (Al‐BSF) has an efficiency of ∼19%
with the standard silicon nitride passivation and screen‐printed silver paste metallization on
the front. However, a lot of research has been being conducted in the field of n‐type (typically
phosphorus doped) silicon‐based solar cells, because n‐type silicon provides several advantag‐
es over p‐type, including better tolerance to common impurities (e.g., iron) [2], high bulk lifetime,
and no light‐induced degradation due to the boron–oxygen complex formation [3]. According‐
ly, n‐type silicon solar cells with high efficiency can be potentially more cost‐effective than p‐
type silicon‐based cells. In addition, for either n‐type or p‐type silicon solar cells, electrical
contacts are needed to extract carriers to an external circuit. In order to form electrical con‐
tacts, the silver paste screen‐printing/firing‐through technology is a very reliable and relative‐
ly simple process in today's silicon solar cell mass production. Hence, in this chapter, the focus
will be on front junction n‐type silicon solar cells with screen‐printed and fired‐through contacts
on both sides, including their operating principles, fabrication processes, and more advanced
cell concepts.
Figure 1. Schematic structure of a screen‐printed front junction n‐type silicon solar cell in cross‐section (not to scale),
featuring bifacial architecture.
Figure 1 shows a schematic of the basic structure for a typical screen‐printed front junction n‐
type silicon solar cell, which represents the passivated emitter and rear totally diffused (PERT)
cell structure [4]. The bulk material is n‐type silicon wafer with a resistivity of around 5 Ω cm
(phosphorus doping level about 9.2E1014 cm-3) and a thickness of ∼180 µm. The wafer surface
is randomly textured to form small size of pyramids to reduce surface reflection. Hence, more
photons can be absorbed in the cell. The front emitter is boron‐doped with a surface dopant
concentration in the range of 8E1018 to 8E1019 cm-3, and passivated by silicon dioxide (SiO2) or
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aluminium oxide (Al2O3). The back surface field is phosphorus‐doped with a surface concen‐
tration of typically over 1E1020 cm-3 and passivated by SiO2. A hydrogen‐rich silicon nitride
(SiNx) on both the front and rear surfaces acts as a passivation layer and as an antireflective
coating (ARC) layer. The electrical contacts on both sides are formed by screen‐printing
different silver pastes and then co‐firing through SiNx the layer at a high temperature (over
700°C). Note that this basic cell structure features a bifacial architecture, which can also collect
radiation from the rear side of solar cell, and hence has the potential to achieve an increased
energy yield in certain module configurations. To understand the operating principles of a
silicon solar cell with this basic structure, the next section will describe the basic physics in
detail.
2. Operating principles of a front junction n‐type silicon solar cell
2.1. Energy‐band diagram
Figure 2 shows the schematic energy‐band diagram for the fundamental operating principles
of a screen‐printed front junction n‐type silicon solar cell. The p+ emitter region is formed by
‘doping’ the front side of an n‐type silicon wafer with boron dopants in high concentration,
and joining the p+ region and the n region forms the pn‐junction. Due to the doping concen‐
tration gradient across the pn‐junction, electrons flow by diffusion from the n region to the p+
region, and holes flow by diffusion from the p+ region to n region. This leaves behind exposed
charges on ionized doping atoms at lattice sites, which form the space charge region (SCR).
These exposed charges build up an electric field that hinders the natural flow of electrons and
holes until an equilibrium situation is reached. The built‐up electric field causes a bending of
the energy bands (EV and EC).
Figure 2. Schematic energy‐band diagram of a screen‐printed front junction n‐type silicon solar cell in thermal equili‐
brium (without illumination or applied voltage), including p+ emitter, pn‐junction, space charge region (SCR), nn+
high–low junction and n+ back surface field (BSF).
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The n+ back surface field region is produced by ‘doping’ the rear side of n‐type silicon wafer
with phosphorus dopants in much higher doping concentration (typically over 1E1020 cm-3)
than in the n bulk region (typically about 1E1015 cm-3). The formed nn+ high–low junction
induces a slight bending of the energy bands. In the case without illumination or applied
voltage, the cell is in thermal equilibrium with a single, constant‐valued Fermi level (EF), as
shown in Figure 2.
When the cell is illuminated, photons with energy greater than the silicon band gap energy
are absorbed to excite electrons from the valence band to the conduction band, which generates
an electron–hole pair (a hole refers to the missing electron in the valence band), as shown in
Figure 3. The generated electrons and holes can diffuse within the solar cell until they reach
the SCR, if they do not recombine. Then, the electric field at the pn‐junction separate these
carriers by sweeping electrons to the n region and holes to the p+ region. The induced nn+ high–
low junction also can sweep holes away the back surface field and the back contact, and hence
reduce the back surface recombination. In the case of illumination, quasi‐Fermi levels (EFn for
electrons and EFp for holes) are used to analyse the solar cell in non‐equilibrium. To allow
electrical contacts to extract carriers from both front and back sides, EFp is essentially contin‐
uous with the Fermi level of the front contact metal, while EFn is at the same energetic position
with the back contact metal. In the bulk quasi‐neutral regions, both EFp and EFn are approxi‐
mately constant. In the p+ emitter region, the electrical contact is described as an ohmic contact.
In the n+ back surface field region, the contact is of a Schottky‐type that the contact metal
induces a barrier to majority carriers (electrons), which gives rise to an undesirable contact
resistance. Therefore, to obtain a decent cell performance, a proper doping profile in both the
p+ and the n+ regions is needed.
Figure 3. Schematic energy‐band diagram of a screen‐printed front junction n‐type silicon solar cell in a non‐equilibri‐
um (with illumination); including photon absorption, carrier generation and separation.
2.2. Solar cell output parameters
The Ideal Diode Law (one‐diode model) is often used to describe an ideal silicon solar cell, which
is expressed as
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qVJ J kT0 exp 1
é ùæ ö= -ê úç ÷è øë û (1)
where J is the current density, J0 is the saturation current density (the solar cell leakage current
density in the dark), V is the voltage, q is the electronic charge, k is the Boltzmann's constant,
and T is the absolute temperature. J0 is defined as [5]
e i h i
e A p D
qD n qD nJ L N L N
2 2
0 = + (2)
where De (Dh) is the diffusion constant of electrons (holes), ni is the intrinsic carrier concentra‐
tion, Le (Lp) is the diffusion length of electrons (holes), and NA (ND) is the total density of
acceptors (donors).
When the cell is illuminated, it is ideally modelled as
I
qVJ J JkT0 exp 1
é ùæ ö= - -ê úç ÷è øë û (3)
where JI is the light‐generated current density. At the short‐circuit condition (V  =0), the
maximum light‐generated current density is the short circuit current density Jsc, hence| Jsc | = J I .
For an actual solar cell, Eq. (3) becomes
I
qVJ J JnkT0 exp 1
é ùæ ö= - -ê úç ÷è øë û (4)
where n is the ideality factor, and typically in the range of between 1 and 2.
The resulting dark and illuminated J–V curves by the diode law are shown in Figure 4a. The
illuminated J–V curve is most often plotted with the output power in the first quadrant, as
shown in Figure 4b, and represented by
I
qVJ J J nkT0 exp 1
é ùæ ö= - -ê úç ÷è øë û (5)
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Figure 4. Dark and illuminated J–V curves of a silicon solar cell (a); a typical representation of an illuminated J–V curve
as well as output power density curve as a function of voltage (b), including indication of the short‐circuit point (0, Jsc),
the open‐circuit point (Voc, 0), as well as the maximum power point (Vmp, Jmp).
In Figure 4b, the maximum power point (Vmp, Jmp) is indicated. The fill factor (FF) is a metric
of the pn‐junction quality and the parasitic resistance of a finished silicon solar cell, and defined
as
mp mp
sc oc
J VFF J V= (6)
where Voc is the open circuit voltage. At the open‐circuit condition (J =0), the cell voltage is the
Voc.
Finally, the cell energy‐conversion efficiency is defined as
sc oc
in
J V FFη P= (7)
where Pin is the total power density of the light incident on the solar cell. For an ideal single
junction crystalline silicon solar cell (energy band gap Eg =1.12  eV  at 25°C), its theoretical
efficiency limit is about 30%, based on a detailed balancing of incident and generated power
density [6]. The major fundamental loss mechanisms in an ideal silicon solar cell include: (1)
photons with energy less than 1.12 eV (E _ photon < E _ g) cannot be absorbed (directly transmit
through the cell); (2) the excessive energy in the photons with high energy (E _ photon > E _ g) is
wasted as the generated electron–hole pair relax back to the edges of respective carrier band
(electrons back to conduction band, and holes to valence band) through thermalization; and
(3) the split between the two quasi‐Fermi levels must stay within two energy gap
(| E _ Fn −E _ Fp  | < E _ g).
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2.3. Resistance loss
Actual silicon solar cells generally have a parasitic series resistance (Rs) and a shunt resistance
(Rsh). Both Rs and Rsh have a negative impact on FF and cause ohmic losses. For a screen‐printed
front junction n‐type silicon solar cell, Figure 5 shows the schematic components of total Rs in
a finished cell, including: (1) sheet resistance of the p+ emitter layer (Remitter) and the n+ back
surface field layer (RBSF); (2) bulk resistance of n‐type wafer (Rsubstrate); (3) metallic resistance of
the front gridline (Rfinger) and the rear gridline (R'finger); (4) contact resistance between screen‐
printed metal contacts and silicon on the front side (Rcontact) and the rear side (R'contact); and (6)
metallic resistance of the front bus‐bar (Rbusbar) and the rear bus‐bar (R'busbar). The specific values
of these components can be approximately estimated by the approach developed in [7].
Figure 5. Schematic structure of major components of series resistance (Rs) in a screen‐printed front junction n‐type
silicon solar cell.
The Rsh is particularly due to the non‐ideality of the pn‐junction and some defects near the
junction, especially around cell edges. Consequently, in reality, the illuminated J–V curve of a
screen‐printed silicon solar cell with Rs and Rsh is given by
s s
I
sh
V AJR V AJRJ J J ARnkT
q
0 exp 1
ì üé ùï ïê ú+ +ï ïê ú= - - -í ýê úæ öï ïê úç ÷ï ïê úè øë ûî þ
(8)
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where A is the total area of a solar cell, and typically about 239 cm2 for the industrial pseudo‐
square n‐type silicon solar cells. So, in order to design and fabricate a silicon solar cell with
high‐efficiency performance, minimizing the ohmic losses is necessary. In addition, carrier
recombination after generation can also degrade the cell performance as described in the
following section, so it should be minimized as well.
2.4. Recombination loss and saturation current density
The generated electron–hole pair can recombine if they are not efficiently separated and
collected. There are typically three recombination mechanisms that can occur in parallel in
silicon solar cells. First, radiative recombination is the process that electron makes a band‐to‐
band transition while emitting a photon as light. Hence, it is the reverse of the light absorption.
But it is often neglected for silicon solar cell, because silicon is an indirect‐band‐gap material
and a phonon is required for this type of recombination. Second, Auger recombination refers
to electrons and holes that recombine and use the excess energy to excite a free carrier. Then,
this excited free carrier relaxes back to its original energy status by emitting phonons. This
type of recombination is particularly effective in the heavily doped regions with doping
concentration over 1017 cm-3, for instance, the p+ emitter and the n+ back surface field regions in
screen‐printed n‐type silicon solar cells. Third, recombination through traps, the so‐called SRH
recombination named from Schockley, Read and Hall [8, 9], is a very effective process whereby
electrons relax from the conduction band to the defect levels (within the forbidden gap) that
are created by impurities or defects, then relax to the valence band and recombine with holes.
For industrial n‐type silicon Czochralski wafers, this type of recombination is also very usual
as the impurities induced during the entire device fabrication process introduce energy levels
near the middle of the forbidden gap and become very effective recombination centres.
The carrier lifetime is typically used to define the time for recombination to occur after the
electron–hole generation. Because the three recombination mechanisms occur in parallel, the
silicon material bulk lifetime (τbulk) is given by
bulk radiative Auger SRHτ τ τ τ
1 1 1 1= + + (9)
where τ _radiative is the radiative lifetime, τ _ Auger  is the Auger lifetime, τ _SRH  is the SRH
lifetime.
In addition, for crystalline silicon wafers, dangling bonds are present on the front and back
surfaces, and introduce defect levels throughout the energy‐band gap. Surface recombination
velocity (s) is typically used to estimate the surface passivation quality and can be approxi‐
mately calculated for a decently passivated surface (s < 1000 cm/s) by
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eff bulk
s
τ τ d
1 1 2= + (10)
where d is the silicon wafer thickness, τ _eff  is the effective lifetime. Both τ _eff  and τ _bulk  can
be directly measured by the quasi‐steady‐state photoconductance (QSSPC) technique [10],
hence s can be extracted.
For silicon solar cells, recombination after carrier generation not only reduces Jsc but also
degrades Voc. According to Eq. (4), the total saturation current density (J0,total) has a strong impact
on Voc. At open‐circuit condition, Eq. (4) becomes
sc
oc
  total
JnkTV lnq J0,
1æ ö= +ç ÷ç ÷è ø (11)
In order to conduct a detailed analysis about the recombination contribution from each part
of a finished screen‐printed n‐type silicon solar cell, J0,total can be estimated by
  total e b   bulk bJ J J J0, 0 0 , 0= + + (12)
where J0e is the total saturation current density of front emitter side, including the passivated
emitter regions and the metal contact regions, and is expressed by
( )e front e pass front e contactJ f J  f J0 0 , 0 ,1= - ×× + (13)
where ffront is the fraction of screen‐printed metal contact coverage on the front emitter. J0e,pass is
the emitter saturation current density of passivated regions and can be directly obtained from
the lifetime measurement on symmetrical structures (passivation/p+/n/p+/passivation) by the
QSSPC technique. J0e,contact is the metal‐induced emitter saturation current density on the
contacted regions and can be extracted by numerical modelling, i.e, two‐dimensional simula‐
tions [11]. It also can be experimentally estimated on a specifically designed test sample
structure, as shown in Figure 6a, by the following equation
( )e  measured e contact e pass front oe  passJ J J f J0 , 0 , 0 , ,2 2× = - × + × (14)
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Figure 6. Schematic of a test sample symmetrical structure with screen‐printed contact on one side for extracting J0e,contact
(a); a typical representation of J0e,contact line fitting as a function of the front metal contact coverage ffront on the test sam‐
ples (b).
where J0e,measured is the directly measured saturation current density value from the lifetime
measurement on the test sample structure. So, J0e,contact can be extracted from the resulting slope
of the line fitting, as shown in Figure 6b.
In Eq. (12), J0b,bulk is the saturation current density of substrate bulk region and is determined
by bulk lifetime and the bulk resistivity. Although it is a limited validation, J0b,bulk can be
approximately given by [12]
2
0 ,b bulk i
D p
Wqn N t=J (15)
where the intrinsic carrier concentration n _ i =8.3×10^9  cm ^(−3) [13]. ND is the doping density
of n‐type silicon bulk region, i.e., N _ D =9.2×10^14  cm ^(−3) for a bulk resistivity of 5 Ω cm. W
is the silicon wafer thickness, typically about 180 µm. τ _ p is the Auger lifetime with the specific
value referred to [14].
Similar to J0e, J0b in Eq. (12) is the saturation current density of rear side on a finished cell,
including the passivated back surface field regions and the metal contacted regions, and is
given by
( )b rear b pass rear b contactJ f J f J0 0 , 0 ,1= - × + × (16)
where frear is the fraction of metal contact coverage on the back surface field. J0b,pass is the
saturation current density of passivated back surface field regions and also can be directly
obtained from the lifetime measurement on symmetrical structure (passivation/n+/n/n+/
passivation) by the QSSPC technique. J0b,contact is the metal‐induced saturation current density
of contacted regions on the back surface field and can be extracted by using the same method
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as estimating J0e,contact. Its test sample structure is shown in Figure 7a, with the following
calculation equation
( )b  measured b contact b pass rear ob  passJ J J f J0 , 0 , 0 , ,2 2× = - × + × (17)
Figure 7. Schematic of a test sample symmetrical structure screen‐printed contact on one side for extracting J0b,contact (a);
a typical representation of J0b,contact line fitting as a function of the rear metal contact coverage frear on the test samples (b).
where J0b,measured is the directly obtained value from the lifetime measurement on the test sample
structure. So, J0b,contact can be extracted from the resulting slope of the line fitting, as shown in
Figure 7b.
So, in order to obtain a low J0,total (hence high cell Voc), considering a trade‐off among these
saturation current densities in Eqs. (12)–(17) is necessary. A detailed example about the
recombination contribution from each part of a finished cell will be specifically given in
Section 3.
2.5. Optical loss
Apart from the recombination that contributes to the Jsc loss because the total number of
generated electrons decreases after recombination, optical loss is another contributor for the
Jsc loss since the total number of photons that can be absorbed to create electron–hole pair
becomes less. Figure 8 shows the typical mechanisms of optical losses in a screen‐printed n‐
type silicon solar cell, including (1) reflection/shading at the screen‐printed front metal contact,
(2) reflection at the cell front surface, (3) reflection from the rear side out of cell, (4) absorption
in the front passivation and antireflection coating layers, (5) absorption via free carrier
absorption in the p+ emitter layer, (6) absorption via free carrier absorption in the n+ back surface
field layer, (7) absorption in the rear passivation layers, (8) absorption in the screen‐printed
rear metal contact, (9) transmission without being absorbed in the cell. Therefore, to fabricate
high‐efficiency screen‐printed front junction n‐type silicon solar cells, these optical losses need
to be reduced.
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Figure 8. Schematic structure of optical loss mechanisms in a screen‐printed front junction n‐type silicon solar cell.
So, to reduce the optical loss in a finished cell, front gridline should be as narrow as possible
to reduce metal shading while not sacrificing conductivity. Currently, the screen‐printed
gridline in mass production typically demonstrates ∼60 µm width. The size of pyramids also
needs to be as small as possible to reduce reflection at the front surface, and currently, typical
size is in the range of 3–6 µm. Low doping levels in the diffused regions (p+ emitter and n+ back
surface field) can reduce the free carrier absorption, but the metal contact resistance and the
lateral transport resistance of these layers should not be sacrificed.
3. Cell fabrication process with screen‐printed metallization
In this section, the typical processes of fabricating screen‐printed front junction n‐type silicon
solar cells are presented, starting from as‐cut wafers to finished cells. All these cell fabrication
processes are industrially relevant, and some of them have already been implemented on
production lines.
3.1. Saw damage removal and texturing
After the silicon ingot is grown, wire sawing is typically used to slice silicon ingots into wafers
with a resulting thickness of around 200 µm, and often in pseudo‐square shape (∼156 × 156 
mm2) with total area of about 239–242 cm2 depending on the diameter of the original ingot.
During this process, the sawing damages the entire surface of both sides of the silicon wafers,
with the damage depth of approximately 10 µm. This saw‐induced damage has a very bad
effect on the electronic quality of the wafer as they dramatically increase the surface recombi‐
nation velocity, and hence have to be removed together with other contaminants prior to the
next high‐temperature diffusion step. This etching of the saw damage normally occurs in
heated potassium hydroxide (KOH) solution at ∼80°C for few minutes. This etching reaction
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takes place in three steps, including oxidation of silicon, formation of a solvable salt and
dissolving of the salt in water, which is summarized in [15, 16]
Si H O OH HSiO H2 3 22 - -+ + ® + (18)
In addition, this is a selective etching process as different crystallographic orientations have
different etch rates, with the lowest etch rate for the <111> plane. In order to effectively reduce
the reflection at the front surface, isopropyl alcohol (IPA) is normally added into KOH solution
to form small pyramids with a square base randomly distributed over the <100> oriented
silicon surface, as shown in Figure 9.
Figure 9. Appearance of a textured silicon surface for n‐type mono‐crystalline silicon wafer under a scanning electron
microscope using alkaline texturing.
After texturing, the wafers are processed by a thorough cleaning to remove impurities present
on the wafer surface that could diffuse into the wafer and cause carrier recombination. This
cleaning typically consists of a rinsing in deionized (DI) wafer, a thorough etching in hydro‐
chloric acid (HCl) to remove metal impurities from wafer surfaces, then another DI water
rinsing, a short etching in hydrofluoric acid (HF) to etch off the native silicon dioxide (SiO2)
and to form a hydrophobic surface feature, and a final DI water rinsing and then air drying
[17]. The more aggressive and more expensive ‘RCA’ clean (‘SC‐1’ and ‘SC‐2’) is another
standard set of wafer cleaning steps typically used in R&D labs [18].
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3.2. Boron emitter formation
To form the pn‐junction of n‐type silicon solar cells, a typical approach is to diffuse boron atoms
into the silicon wafers. This can be implemented by depositing boron‐doped silicon oxide via
plasma‐enhanced chemical vapour deposition (PECVD) or atmospheric pressure chemical
vapour deposition (APCVD), and then annealing at high temperature. Another promising
technology is direct thermal diffusion of boron from a boron tribromide (BBr3) source, the so‐
called ‘BBr3 diffusion’ process. In this process, pure nitrogen (N2) carrier gas flows into a
bubbler‐containing liquid BBr3, which forms gaseous BBr3 and transports it into the quartz
tube where the wafers are loaded in quartz boat. In the oxygen (O2) ambient, a boron trioxide
(B2O3) layer is formed on the silicon wafer surface through the reaction
BBr O B O Br3 2 2 3 24 3 2 6+ ® + (19)
This reaction is often referred to as the deposition stage, as a very high concentration of boron
forms in the very thin layer on the silicon surface. Next, the formed B2O3 reacts with the silicon
atoms which can diffuse boron atoms into the silicon bulk to form the p+ emitter layer at high
temperatures (over 900°C) through the reaction
B O Si B SiO2 3 22 3 4 3+ ® + (20)
which is often referred to as the diffusion stage. The formed SiO2/B2O3 stack on the silicon
surface is the so‐called borosilicate glass (BSG) that needs to be removed to improve surface
passivation quality. The resulting boron‐doped p+ emitter properties (surface doping concen‐
tration, depth and the shape of the doping profile) depend on the diffusion process tempera‐
ture, diffusion duration, and gas flow rates [19, 20]. It is noteworthy that the boron emitter
profiles typically show a concentration decline towards the silicon wafer surface due to the
higher solubility of boron in the grown SiO2 than in silicon [21].
Due to BBr3 diffusion being a double‐sided coating process, a mask on the rear side is needed
to protect the rear surface where the n+ back surface field is formed in the next process for the
n‐type front junction silicon solar cells. To eliminate these extra processes (masking, then
removing mask after diffusion), ion implantation is another promising alternative technology
due to its other advantages [22]: (1) formation of very uniform single‐sided junction, (2)
elimination of edge isolation and (3) elimination of dopant glass removal. Because boron is
light element, crystal point defects (self‐interstitials and vacancies) without amorphization are
created during implantation [23], and a very high temperature (over 1000°C) is needed to
anneal out this lattice damage [24]. To achieve high‐efficiency screen‐printed n‐type silicon
solar cells, an optimal boron emitter is needed to balance emitter sheet resistance, contact
resistance and emitter saturation current density Joe shown in Eq. (13). This can be achieved by
flexibly controlling implant energy, boron ion dose and post‐implantation annealing condi‐
tions.
Printed Electronics - Current Trends and Applications60
3.3. Formation of phosphorus‐doped back surface field
The most commonly used technique to form phosphorus‐doped n+ layer in the photovoltaic
industry is a tube furnace diffusion process, the so‐called ‘POCl3 diffusion’ (phosphorus
oxychloride) process. In this process, pure nitrogen carrier gas flows into a bubbler filled with
liquid POCl3, which forms gaseous POCl3 and transports it into the quartz tube where the
wafers are loaded in quartz boat. Phosphorus oxide (P2O5) is formed on the wafer surface in
the oxygen ambient with the chemical reaction by
POCl O P O Cl3 2 2 5 24 3 2 6+ ® + (21)
where the formed P2O5 acts as a phosphorus dopant source. This is often referred to a depo‐
sition stage, as a very high concentration of phosphorus forms in the very thin layer (only tens
of nanometres) on the silicon surface. Then, in the same process, the furnace temperature is
often slightly increased for the next drive‐in stage: in which the phosphorus atoms diffuse
deeper into the silicon. Phosphorus atoms diffuse into the silicon substrate to create an n+ layer
at a relatively higher temperature, typically in the range of 800–900°C through the reaction at
the wafer surface
P O Si P SiO2 5 22 5 4 5+ ® + (22)
where the formed SiO2/P2O5 stack is the so‐called phospho‐silicate glass (PSG). The resulting
doping profile depends on diffusion temperature, diffusion time and gas flow rates [25, 26].
Because the POCl3 diffusion is also a double‐sided coating process, a mask on the front side is
needed to protect the p+ emitter layer for the n‐type front junction silicon solar cells. Both silicon
dioxide (SiO2) and silicon nitride (SiNx) deposited by PECVD can act as a mask layer. Similar
to the p+ emitter formation, in order to eliminate the complicated masking process, ion
implantation is a promising technology to form the n+ back surface field. Unlike the light
elements (i.e., boron), phosphorus is a heavy enough ion, that nuclear collisions dominate and
result in amorphized surface during implantation. Hence, a relatively lower annealing
temperature (around 850°C) can recover implantation‐induced defects on the silicon wafer
surface. A proper combination of implant energy, phosphorus ion dose and post‐implantation
annealing conditions is needed to obtain high‐efficiency screen‐printed n‐type silicon solar
cells [27, 28].
3.4. Surface passivation and antireflection coating
To obtain high cell performance, surface passivation plays an important role in reducing
recombination in the finished cell. There are two fundamental mechanisms for surface
passivation: (1) chemical passivation that the surface defect states are removed or reduced; (2)
field‐effect passivation that a fixed‐charge dielectric is deposited on the surface to create an
internal electrical field that repels or screens minority carriers inside the wafer from the
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defective surfaces. For field‐effect passivation, the positive‐fixed‐charge dielectrics (i.e., SiNx
and SiO2) repel the positively charged holes inside the silicon wafer from the surfaces and are
ideally suitable to passivate n+ surfaces. The negative‐fixed‐charge dielectrics repel the
negatively charged electrons from surfaces and typically are used to passivate p+ surfaces.
Aluminium oxide (Al2O3) is the most studied of these dielectrics [29, 30]. So, in screen‐printed
n‐type silicon solar cells, the p+ emitter is more often passivated by Al2O3 which can be formed
by atomic layer deposition (ALD), APCVD or PECVD. A minimum Al2O3 thickness is required
to achieve excellent surface passivation quality without adding significant optical loss due to
its insufficient antireflection properties. The n+ back surface field is typically passivated by
thermally grown SiO2. To simplify the cell fabrication process, in some cases, the thermally
grown SiO2 is also used to passivate the p+ emitter, but the resulting surface passivation quality
is inferior to p+ emitters passivated by Al2O3 [29].
In order to further reduce reflection losses at the textured front side, a layer of hydrogen‐rich
silicon nitride (SiNx:H) is normally deposited by PECVD on top of the passivation layer
(Al2O3 or SiO2) as an ARC. Since there is significant amount of H in this ARC layer, it can be
released during the metal contact firing step at high temperature (∼800°C) and diffuse into
the silicon wafer bulk region to passivate bulk defects, which reduces bulk recombination. The
thickness of this ARC can be calculated by the quarter wavelength law [31]
SiN
λd n4= ´ (23)
where λ is the wavelength, nSiN is the refractive index of ARC layer. Reflection can be further
minimized when nSiN equals the geometric mean of the materials on both its sides, for instance,
SiN air Sin n n= × (24)
where nair is the air refractive index (=1) nSi is the silicon refractive index (=4). Therefore, for
n _SiN =2, a typical ARC thickness is about 75 nm to obtain minimum reflectivity at wavelength
of 600 nm. Because cells are eventually encapsulated to make modules under ethylene vinyl
acetate (EVA) and glass which have refractive index of ∼1.5, a slightly higher nSiN (∼2.3) is
typically implemented in module application. The precursor silane and ammonia ratio (SiH4/
NH3) during PECVD deposition are typically adjusted to obtain the proper nSiN and absorption
coefficient of the resulting ARC layer. Note that in the screen‐printed n‐type silicon solar cells,
the ARC layer is deposited on top of a passivation layer, so its thickness d needs to be modified
according to the thickness of the passivation layer to achieve the antireflection quality without
sacrificing any surface passivation quality.
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3.5. Screen‐printed metallization
Screen‐printed metallization is very robust, simple and widely used for PV applications since
its introduction about four decades ago [32]. Figure 10 shows the schematic of a screen‐printing
process. The squeegee is moved with a proper pressure over the screen that consists of
emulsion and mesh wires, which presses down the screen locally against the wafer surface
and pushes the paste on the wafer surface through the well‐defined opened region (typically
40–60 µm wide openings). During the printing, wafer stays on the stage under vacuum
condition. The printer settings, i.e., snap‐off distance, print pressure and print speed, are very
critical parameters to obtain a good aspect ratio (height to width ratio) of screen‐printed
gridlines.
Figure 10. Schematic of a screen‐printing contact process for front junction n‐type silicon solar cells.
The paste ingredients are also crucial to obtain a high aspect ratio, good conductivity and low
contact resistance. For front junction n‐type silicon solar cells, the paste for front contact
gridlines (typically named Al/Ag paste) is different from the one for rear contact gridlines
(typically named Ag paste), because a proper fraction of Al in the paste can dramatically reduce
the contact resistance on the p+ emitter [33]. Glass frits containing lead oxide (PbO) are essential
for both pastes to etch through the ARC and passivation stacks to promote the adhesion of Ag
contact to silicon. Organic binders are also important to ensure the continuity of and the high
aspect ratio of screen‐printed gridlines [34].
Figure 11 shows an example of firing‐temperature profile, including the firing‐temperature
ramp up and ramp down. During this firing step in a conveyor belt furnace at a peak temper‐
ature of over 700°C, the metal contact is formed on both sides (p+ emitter, and n+ back surface
field), which is the so‐called co‐firing process. Due to the different paste ingredients and the
different doping profiles on the front and back, the firing parameter settings have to be
optimized to achieve an optimum cell performance, including the conveyor speed and
temperature ramp up/down.
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Figure 11. A typical firing‐temperature profile for front junction n‐type silicon solar cells.
Figure 12. Optical microscope false colour height image of a screen‐printed gridline (a); a large‐area (∼239 cm2) front
junction n‐type silicon solar cell with screen‐printed contact on both sides, featuring 5 bus‐bars (b).
During the firing process, organic binders are burned out below 600°C, which typically occurs
during the plateau stage as shown in Figure 11. In the higher‐temperature zones of the furnace,
including the peak firing temperature, both the front and rear contacts are simultaneously
formed by etching through the ARC and passivation layers, Ag particle sintering, and forming
the ohmic contact [35]. In the meantime, the hydrogen of the SiNx:H ARC layer is released into
the wafer to passivate electrical defects at interfaces and in the wafer bulk regions. The duration
of the peak temperature often only lasts for a few seconds. Figure 12b shows the physical
appearance of a finished cell with screen‐printed contacts, featuring 5 bus‐bars on both front
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and rear sides. The final gridline on the cell is typically ∼60 µm wide, and ∼20 µm high, as
shown in optical microscope image of Figure 12a.
3.6. Characterization
After cell fabrication, the illuminated current density–voltage (J–V) characteristic is measured
by using an IV tester with a solar simulator with a light intensity of 1000 W/m2, AM1.5
spectrum, and temperature of 25°C. This light J–V measurement determines important solar
cell parameters, such as, Voc, Jsc, FF, n‐factor, Rs, Rsh, and cell efficiency η. Excellent results on
large‐area screen‐printed front junction n‐type silicon solar cells have been reported to date,
with cell Voc of ∼665 mV, Jsc of 39.8 mA/cm2, FF of 79.3%, and an efficiency of 21% [36]. For
module application purposes, the cell's reverse breakdown characteristics are also determined
to avoid hot‐spot heating.
To obtain a better understanding of the loss mechanisms in a finished cell, detailed analysis is
typically needed. For instance, a cell's internal and external quantum efficiency (IQE and
EQE) and reflection are measured, as shown in Figure 13, including the illustration of optical
and recombination losses. In addition, saturation current densities from each part of the
Figure 13. Typical internal and external quantum efficiency (IQE and EQE) and reflection in actual screen‐printed front
junction n‐type silicon solar cells.
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finished cell, as described by Eqs. (12)–(17), are also often extracted to quantitatively analyse
these recombination losses.
4. Advanced cell concepts and fabrication
4.1. Selective doping
Due to the recent improvements in material quality and surface passivation, current high‐
efficiency silicon solar cells are often limited by the recombination at the metal/semiconductor
contacts. A feasible solution to minimize contact recombination is a selectively doped struc‐
ture, which allows decoupling of the metallized and non‐metallized areas of the doped regions.
Figure 14 shows an example of a selective doping structure on the front emitter (p+/p++) and
the back surface field (n+/n++). The higher surface doping concentration and the deeper doping
profile underneath the screen‐printed contact regions can result in lower contact resistance
and lower metal‐induced saturation current density (J0e,contact and J0b,contact). In addition, the lower
surface doping concentration on the non‐metallized (passivated) regions can lead to lower
saturation current density on the passivated regions (J0e,pass and J0b,pass) due to less Auger
recombination and better surface passivation quality. Consequently, the selective doping
structure results in higher Jsc and Voc.
Figure 14. Schematic of selective doping for a screen‐printed front junction n‐type silicon solar cell.
There are several selective doping technologies that have been developed over years in the
field of photovoltaics. One of these promising technologies is based on ion implantation
through a mask which only increases the dopant dose on the regions underneath the screen‐
printed contacts. The advantages of this technology are eliminating the formation of PSG and/
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or BSG, and fewer process steps. Other selective doping technologies, such as the etch‐back
process, laser‐doping, oxide mask process, etc., have been addressed by Hahn, et al. [37]. As
a rule of thumb, in order to implement these selective doping technologies to an industrial
production line, every extra process step should provide the enhancement in cell efficiency of
0.2–0.3% absolute considering the related extra manufacturing costs.
4.2. Tunnel oxide passivated contact
Another feasible solution to minimize contact recombination is to put a passivating material
with offset bands between the metal and silicon, also known as a passivated contact. Intro‐
duction of a thin passivating interlayer between the high recombination regions and the silicon
absorber mitigates their negative impact because they are not in direct contact with the
absorber. This reduces total recombination or saturation current density (J0,total), resulting in
much higher Voc. However, the interlayer must passivate the silicon surface without interfering
with the majority carrier transport to ensure good fill factor FF and efficiency. The best example
of a passivated contact is the heterojunction silicon solar cell with an intrinsic thin amorphous
layer (HIT), which has demonstrated cell Voc of 750 mV [38] and cell efficiency of over 25% [39].
However, this passivation scheme cannot withstand temperature above 250°C for the back‐
end metallization process; hence, it is not compatible with the widely used industry standard
simple and reliable screen‐printed and fired‐through metallization, which requires a temper‐
ature over 700°C for contact formation.
A promising approach to achieving a carrier selective passivated contact involves an ultra‐thin
(∼15 Å, see the TEM image in Figure 15b) tunnel oxide capped with phosphorus doped n+
polycrystalline silicon (poly‐Si) and metal on the entire back side of n‐type silicon cell (see
Figure 15a), which is the so‐called tunnel oxide passivated contact (TOPCON) [40]. This
passivation scheme is thermally stable and so compatible with screen‐printed and fired‐
through metallization. In this passivated contact structure as shown in its band diagram of
Figure 15b, three parallel mechanisms contribute to carrier selectivity. First, heavily doped n
+ poly‐Si creates an accumulation layer at the absorber surface due to the work function
difference between the n+ poly‐Si and the n- silicon absorber. This accumulation layer or band
bending provides a barrier for holes to flow to the tunnel oxide, while electrons can migrate
easily to the oxide/silicon interface. Second, the tunnel oxide itself provides the second level
of carrier selectivity, because it presents a 4.5 eV barrier for holes to tunnel through relative to
3.1 eV for electrons [41], which is also the most important carrier selectivity feature [42]. Third,
there are very few or no states on the other side of the dielectric (n+ region) for holes to tunnel
through because of the forbidden gap. Furthermore, due to the full area metal contact on the
back, there is only one‐dimensional current flow, which eliminates the lateral transport
resistance (two‐dimensional current flow) in a finished solar cell, and so results in much higher
FF. By optimizing the depositions conditions of the poly‐Si and the tunnel oxide growth
temperature in nitric acid (HNO3), excellent interface passivation quality and carrier selectivity
can be achieved. For instance, a back saturation current density J0b,pass of less than 5 fA/cm2 [43],
and a cell efficiency of ∼21.4% for large‐area front junction n‐type silicon solar cells with screen‐
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printed contact on an homogeneous emitter have been demonstrated (as shown in Fig‐
ure 15a) [44].
Figure 15. Schematic structure of a front junction n‐type silicon solar cell with tunnel oxide passivated rear contact (a);
a transmission electron microscopy (TEM) image of tunnel oxide passivated contact structure and its schematic band
diagram (b) [42, 44].
5. Summary and outlook
The annual shipment and installation of PV cells and modules up to date are still dominated
by the standard industrial solar cell fabrication process on p‐type silicon wafers (full Al‐BSF).
However, screen‐printed front junction n‐type silicon solar cells featuring bifacial structure
are attracting more and more interest, due to their potential for higher efficiency, higher‐energy
yield, and hence lower LCOE (levelized cost of electricity). The next few years promise to be
an exciting timeframe for research and development of screen‐printed front junction n‐type
silicon solar cells, which are also predicted in the latest Internal Technology Roadmap for
Photovoltaic (ITRPV) [45].
Although it is hard to exactly predict which process approach and cell architecture will be the
most cost‐effective in the future, selective doping and tunnel oxide passivated contacts have
become active areas of investigation for silicon solar cells, because they can produce higher
cell efficiency due to reduced minority carrier recombination. Combining these two promising
technologies into a screen‐printed front junction n‐type silicon solar cell may attract even more
research investigation in the future. For instance, by applying atomic hydrogenation process,
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boron‐diffused selective front emitter and photolithographically defined front metal contacts
(Ti/Pd/Ag), the TOPCON cell has successfully demonstrated over 25% efficiency on a small‐
area n‐type float zone (FZ) silicon substrate [46, 47]. So, this cell structure explores research
areas for future industrial application with screen‐printed front contacts (as shown in
Figure 16), due to its potential for high cell efficiency and its compatibility with high‐temper‐
ature firing contact formation process.
Figure 16. Schematic structure of a front junction n‐type silicon solar cell (not to scale), with screen‐printed and fired‐
through contact on a selectively doped front emitter, and tunnel oxide passivated rear contact.
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